{"id":3587,"date":"2026-04-27T13:40:23","date_gmt":"2026-04-27T05:40:23","guid":{"rendered":"https:\/\/bmchjob.com\/?post_type=job&#038;p=3587"},"modified":"2026-04-27T13:40:23","modified_gmt":"2026-04-27T05:40:23","slug":"fpga%e5%b7%a5%e7%a8%8b%e5%b8%88","status":"publish","type":"job","link":"https:\/\/bmchjob.com\/en\/job\/fpga%e5%b7%a5%e7%a8%8b%e5%b8%88\/","title":{"rendered":"FPGA\u5de5\u7a0b\u5e08"},"content":{"rendered":"<p class=\"wp-block-paragraph\">\u5c97\u4f4d\u804c\u8d23<br>1.\u4f4e\u5ef6\u8fdf\u4ea4\u6613\u7cfb\u7edf\u5f00\u53d1\uff1a \u8d1f\u8d23\u57fa\u4e8eFPGA\u7684\u8d85\u4f4e\u5ef6\u8fdf\u4ea4\u6613\u7cfb\u7edf\u7684\u67b6\u6784\u8bbe\u8ba1\u3001\u5f00\u53d1\u4e0e\u7ef4\u62a4\uff0c\u5305\u62ec\u884c\u60c5\u63a5\u6536\u3001\u7b56\u7565\u903b\u8f91\u5b9e\u73b0\u53ca\u8ba2\u5355\u8def\u7531\u3002<br>2.\u6838\u5fc3\u6a21\u5757\u5b9e\u73b0\uff1a \u4f7f\u7528Verilog\/VHDL\/SystemVerilog\u5b9e\u73b0\u5173\u952e\u6a21\u5757\uff0c\u5982TCP\/UDP\u7f51\u7edc\u534f\u8bae\u6808\u5378\u8f7d\u3001PCIe\u901a\u4fe1\u63a5\u53e3\u3001DDR\u5185\u5b58\u63a7\u5236\u5668\u4f18\u5316\u7b49\u3002<br>3.\u8f6f\u786c\u534f\u540c\u8bbe\u8ba1\uff1a \u4e0eC++\u8f6f\u4ef6\u5f00\u53d1\u56e2\u961f\u7d27\u5bc6\u914d\u5408\uff0c\u5b8c\u6210FPGA\u4e0e\u4e3b\u673a\u7aef\uff08Host\uff09\u7684\u9ad8\u6548\u4ea4\u4e92\uff0c\u4f18\u5316\u6570\u636e\u901a\u8def\uff0c\u964d\u4f4e\u7cfb\u7edf\u6574\u4f53\u5ef6\u8fdf\u3002<br>4.\u6027\u80fd\u4f18\u5316\u4e0e\u8c03\u8bd5\uff1a \u8d1f\u8d23FPGA\u903b\u8f91\u7684\u65f6\u5e8f\u6536\u655b\u3001\u8d44\u6e90\u4f18\u5316\u53ca\u529f\u8017\u63a7\u5236\uff1b\u4f7f\u7528\u903b\u8f91\u5206\u6790\u4eea\uff08\u5982ILA\/ChipScope\uff09\u8fdb\u884c\u677f\u7ea7\u8c03\u8bd5\uff0c\u5feb\u901f\u5b9a\u4f4d\u5e76\u89e3\u51b3\u786c\u4ef6\u95ee\u9898\u3002<br>5.\u534f\u8bae\u89e3\u6790\u52a0\u901f\uff1a \u5b9e\u73b0\u91d1\u878d\u4ea4\u6613\u6240\u534f\u8bae\uff08\u5982ITCH, OUCH, FIX, Binary\u7b49\uff09\u7684\u786c\u4ef6\u89e3\u6790\u4e0e\u7ec4\u5305\uff0c\u63d0\u5347\u884c\u60c5\u5904\u7406\u541e\u5410\u91cf\u3002<br><br>\u4efb\u804c\u8981\u6c42<br>1.\u5b66\u5386\u80cc\u666f\uff1a \u8ba1\u7b97\u673a\u3001\u7535\u5b50\u5de5\u7a0b\u3001\u901a\u4fe1\u3001\u5fae\u7535\u5b50\u7b49\u76f8\u5173\u4e13\u4e1a\u672c\u79d1\u53ca\u4ee5\u4e0a\u5b66\u5386\u3002<br>2.\u5de5\u4f5c\u7ecf\u9a8c\uff1a3\u5e74\u4ee5\u4e0aFPGA\u5f00\u53d1\u7ecf\u9a8c\uff0c\u6709\u5b8c\u6574\u7684\u82af\u7247\u9009\u578b\u3001RTL\u7f16\u7801\u3001\u4eff\u771f\u3001\u7efc\u5408\u3001\u5e03\u5c40\u5e03\u7ebf\u53ca\u677f\u7ea7\u9a8c\u8bc1\u5168\u6d41\u7a0b\u7ecf\u9a8c\u3002<br>3.\u7f16\u7a0b\u8bed\u8a00\uff1a \u7cbe\u901aVerilog\u6216VHDL\uff0c\u719f\u6089SystemVerilog\/UVM\u9a8c\u8bc1\u65b9\u6cd5\u5b66\uff1b\u5177\u5907\u826f\u597d\u7684\u4ee3\u7801\u98ce\u683c\u548c\u6587\u6863\u4e60\u60ef\u3002<br>4.\u786c\u4ef6\u5e73\u53f0\uff1a \u719f\u7ec3\u638c\u63e1Xilinx (Vivado) \u6216 Intel\/Altera (Quartus) \u5f00\u53d1\u5de5\u5177\u94fe\uff0c\u719f\u6089Kintex-7, Virtex UltraScale+ \u6216 Stratix\u7cfb\u5217\u8005\u4f18\u5148\u3002<br>5.\u6280\u80fd\u8981\u6c42\u63a5\u53e3\u534f\u8bae\uff1a \u6df1\u5165\u7406\u89e3\u5e76\u5b9e\u6218\u8fc7PCIe (DMA), Ethernet (10G\/25G\/100G), DDR3\/DDR4\u7b49\u9ad8\u901f\u63a5\u53e3\u7684\u5f00\u53d1\u3002<br>6.C\/C++\u80fd\u529b\uff1a \u719f\u6089C\/C++\u7f16\u7a0b\uff0c\u6709HLS\uff08\u9ad8\u5c42\u6b21\u7efc\u5408\uff09\u5f00\u53d1\u7ecf\u9a8c\u8005\u4f18\u5148\u3002<br>7.\u7f51\u7edc\u534f\u8bae\uff1a \u6df1\u523b\u7406\u89e3TCP\/IP, UDP\u7f51\u7edc\u534f\u8bae\uff0c\u6709FPGA\u5b9e\u73b0\u7f51\u7edc\u534f\u8bae\u6808\u7ecf\u9a8c\u8005\u4f18\u5148\u3002<br><br>\u52a0\u5206\u9879<br>1.\u91cf\u5316\/\u91d1\u878d\u80cc\u666f\uff1a \u6709\u9ad8\u9891\u4ea4\u6613\u7cfb\u7edf\u3001\u884c\u60c5\u7f51\u5173\u3001FPGA\u52a0\u901f\u5361\u5f00\u53d1\u7ecf\u9a8c\uff0c\u719f\u6089\u4ea4\u6613\u6240\u884c\u60c5\u534f\u8bae\uff08\u5982Level 2\u884c\u60c5\u89e3\u6790\uff09\u3002<br>2.\u7b97\u6cd5\u52a0\u901f\uff1a \u6709\u6570\u5b57\u4fe1\u53f7\u5904\u7406\uff08DSP\uff09\u7b97\u6cd5\u5728FPGA\u4e0a\u7684\u5b9e\u73b0\u7ecf\u9a8c\uff08\u5982FFT, \u6ee4\u6ce2\u5668\u7b49\uff09\u3002<br>3.\u67b6\u6784\u7ecf\u9a8c\uff1a \u719f\u6089RISC-V\u6216ARM\u8f6f\u6838\u5904\u7406\u5668\u7684\u79fb\u690d\u4e0e\u5f00\u53d1\uff08\u5982MicroBlaze\/Nios II\uff09<\/p>","protected":false},"excerpt":{"rendered":"<p>\u5c97\u4f4d\u804c\u8d231.\u4f4e\u5ef6\u8fdf\u4ea4\u6613\u7cfb\u7edf\u5f00\u53d1\uff1a \u8d1f\u8d23\u57fa\u4e8eFPGA\u7684\u8d85\u4f4e\u5ef6\u8fdf\u4ea4\u6613\u7cfb\u7edf\u7684\u67b6\u6784\u8bbe\u8ba1\u3001\u5f00\u53d1\u4e0e\u7ef4\u62a4\uff0c\u5305\u62ec\u884c\u60c5\u63a5\u6536\u3001\u7b56\u7565 [&hellip;]<\/p>\n","protected":false},"author":3,"featured_media":0,"template":"","meta":{"_acf_changed":false},"industry":[40],"job_type":[],"work-area":[36,44],"class_list":["post-3587","job","type-job","status-publish","hentry","industry-40","work-area-36","work-area-44"],"acf":[],"_links":{"self":[{"href":"https:\/\/bmchjob.com\/en\/wp-json\/wp\/v2\/job\/3587","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/bmchjob.com\/en\/wp-json\/wp\/v2\/job"}],"about":[{"href":"https:\/\/bmchjob.com\/en\/wp-json\/wp\/v2\/types\/job"}],"author":[{"embeddable":true,"href":"https:\/\/bmchjob.com\/en\/wp-json\/wp\/v2\/users\/3"}],"version-history":[{"count":1,"href":"https:\/\/bmchjob.com\/en\/wp-json\/wp\/v2\/job\/3587\/revisions"}],"predecessor-version":[{"id":3588,"href":"https:\/\/bmchjob.com\/en\/wp-json\/wp\/v2\/job\/3587\/revisions\/3588"}],"wp:attachment":[{"href":"https:\/\/bmchjob.com\/en\/wp-json\/wp\/v2\/media?parent=3587"}],"wp:term":[{"taxonomy":"industry","embeddable":true,"href":"https:\/\/bmchjob.com\/en\/wp-json\/wp\/v2\/industry?post=3587"},{"taxonomy":"job_type","embeddable":true,"href":"https:\/\/bmchjob.com\/en\/wp-json\/wp\/v2\/job_type?post=3587"},{"taxonomy":"work-area","embeddable":true,"href":"https:\/\/bmchjob.com\/en\/wp-json\/wp\/v2\/work-area?post=3587"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}